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Abstract—Recent attention has been drawn to the hybrid 
Delta-Sigma ( ) structure featuring the integration of 
continuous-time (CT) and discrete-time (DT) structures in the loop 
filter. It combines the accurate loop filter characteristic of a DT 
modulator and the inherent anti-aliasing of a CT  modulator. 
We present a design methodology for building a CT-DT 
modulator via the transformation from a DT  modulator 
prototype. We also demonstrate the tradeoff of applying this 
structure to cascaded Delta-Sigma modulators compared to pure 
CT or DT implementations. 
Index Terms—Sigma-Delta modulation, oversampling, ADC, 
design methodology 
I. INTRODUCTION
ecent attention has been drawn to the hybrid  structure 
featuring the integration of initial stage(s) of continuous-time 
(CT) integrator(s) and subsequent discrete-time (DT) integrators in the 
loop filter [1], [2], e.g., Fig. 1. Such mixed-mode  modulator has 
several merits over conventional  modulators using only DT loop 
filters [1]: 
1) The initial CT integrator(s) can provide inherent anti-aliasing 
filtering to the input signal. Hence, the anti-aliasing filter preceding 
the modulator can be removed or the requirement to the anti-aliasing 
filter is relaxed to reduce the complexity and power consumption. 
2) Since there is no sampling of the input voltage prior to the loop 
filter, signal-dependent charge injection, clock feed-through and 
sampled noise do not exist in the first stage. The sampling takes place 
within the loop filter where these noises are shaped and suppressed. 
3) Any signal-dependent glitches coupled to the input of the 
modulator are averaged out over the clock period by the CT integrator, 
thereby harmonic distortions due to the coupling are attenuated. 
4) When there is no feedforward path from input to the second and 
subsequent stages, the input impedance of the first-stage integrator is 
purely resistive, and no electromagnetic interference (EMI) is emitted 
back to the input pins. 
Meanwhile, a single-loop CT-DT  modulator still possesses 
most of the advantages of a switched-capacitor (SC) single-loop DT 
 modulator, such as accurate and robust loop filter characteristics 
against process variations, and insensitivity to clock jitter etc., as the 
subsequent integrators (in majority) are still constructed by DT SC 
circuitry. The timing control loop in [1] has significantly increased the 
insensitivity of the CT stage integrators against modulator clock jitter, 
and hence has considerably reduced this dominant error source [3] 
affecting the initial CT stages of a CT-DT  modulator [4]. This also 
removes the need of other means to increase the clock jitter immunity 
of the CT stages, which in turn greatly simplifies the design while 
maintaining a high signal-to-noise ratio (SNR). 
Despite the potential advantages of a CT-DT  modulator over 
its purely DT counterpart, little has been reported for the proper 
modeling and design of the former. Subsequently, we propose an 
analytical framework to systematically design a CT-DT  modulator 
with an arbitrary number of initial CT integrator stages based on the 
transformation from a DT  modulator prototype. Our main 
innovation and contribution lie in the matching of a DT  modulator 
to a CT-DT  structure for actual realization. In particular, it will be 
shown that the proposed design flow produces a step-invariant CT-DT 
 modulator as compared with the DT  modulator prototype. 
Extension to other waveform-invariant designs follows similarly. In 
the final part of this paper, the application of this DT-CT structure on 
the cascaded  topology is proposed and investigated. It is shown 
that the DT-CT implementation of cascaded  modulator can provide 
the same level of anti-aliasing as a CT cascaded modulator, which has 
also attracted much attention in recent work [5], [6], [7]. 
II. CONTINUOUS-TIME INTEGRATOR AND INHERENT ANTI-ALIASING
We begin by analyzing the DT model of a CT integrator at the 
input of a CT-DT  modulator. Referring to the upper half of Fig. 2, 
we start from the CT relationship of a 1st-order CT  modulator [8], 
0
( ) ( ( ) ( ))ty t x t v t dt ∫ ,               (1) 
where ( )x t  is the input signal, ( )y t  is the output of the first CT 
integrator, and ( )v t  is the CT DAC feedback signal. Assuming a 
non-return-to-zero (NRZ) feedback waveform out of the CT DAC, an 
equivalent model can be found (lower half of Fig. 2) which is 
described by the difference equation 
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Taking the z-transform of (2), the CT integrator can be modeled as the 
step-invariant transform of 1 / s ,
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Fig. 1. An example CT-DT  modulator. 
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as in Fig. 2. The pre-filter ( )pfG Z , with the impulse response ( )pfg t ,
establishes a complete state value equivalence between the CT 
integrator and the DT model for an arbitrary input ( )x t . The pre-filter 
( )pfG Z  also accounts for the inherent anti-aliasing effect of the CT 
first stage: the Fourier transform of ( )pfg t  results in 
   2 2( ) sin( ) /T TpfG Z ZZ  . Under an oversampling rate M , it 
provides an attenuation of 2 1 2 1
2 2
sin( ) /( )M M
M M
 S S  to the frequencies that 
alias into the passband band edge. This level of attenuation is 
approximately the same as that of a 1st-order Butterworth anti-aliasing 
filter with cutoff at the passband edge, but the inherent anti-aliasing 
rolls off much faster than the latter between 2 1
2
( )M
M s
f  and sf .
Moreover, in ( )pfG Z , zeros at the multiples of sf  provide a 
first-order nulling to the frequencies aliasing into the DC. Therefore, if 
one stage of CT integrator is used, the order of the anti-aliasing filter 
preceding the modulator can be reduced by at least one. 
Inherent anti-aliasing effect of a group of initial CT stages can be 
found by considering the corresponding prefilter [8] 
( ) ( )( ) spf
oc
od z e
G s
L s
L z  
 ,                                     (4)
where ( )ocL s  and ( )odL z  are the transfer functions of this group of 
CT stages and its equivalent DT model transfer function, respectively. 
III. DESIGN METHODOLOGY
We propose a general design flow to construct a CT-DT 
modulator as summarized in Fig. 3. Starting with a prescribed 
specification, we first build a DT modulator prototype. A DT initial 
model is used because there exist rich literature and software tools for 
designing conventional DT SC  modulators [9], [10]. With the 
equivalence between the DT prototype and the final CT-DT 
modulator thus designed, we can perform analysis on the DT model 
which would carry over to the CT-DT modulator. Moreover, the 
modulator stability and integrator overloading condition can be 
analyzed easily on the DT model. The requirement of the anti-aliasing 
filter can also be specified at this stage. A rule of thumb of the 
minimum attenuation required is,  
min 20log( 1.5 2 )BA  u ,            (5) 
where B is the effective number of output bits in the analog-to-digital 
converter (ADC) to be designed [11]. In the early stage of the design 
process, the effective number of bits of a  ADC can be estimated 
from the approximated dynamic range equation, 
(2 1)
2
2
3 (2 1)2
2
L
N
L
L OSRDR
S
|  ,         (6) 
where OSR is the oversampling rate, L is the order of the  modulator 
and N is the number of the bits of the internal quantizer [12].
Next, the transfer function of the portion of the DT prototype loop 
filter that needs to be implemented by CT circuitry is written up. It is 
then converted into a CT counterpart by the z-domain to Laplace
domain ( z so ) step invariant transform. Designer can decide the 
portion of DT stages to be converted to CT stages according to the 
inherent anti-aliasing filter wanted. Basically, for every integrator 
implemented with CT, the order of the anti-aliasing filter preceding the 
modulator can be reduced by at least one. 
When there is no negative real pole in the DT loop filter transfer 
function, the z so  transform is unique and well-defined, e.g., see 
[13], and can be done by either: a ZOH pole mapping of 11 ss Tz e 
that maps the z-domain pole 1z  to a s-domain pole 1s ; the d2c
command in Matlab; or simple table lookup (e.g., Table 2 of [14]). 
This transformation assumes a NRZ CT DAC feedback waveform; 
however, any CT DAC feedback waveform of duration less than one 
clock period is acceptable with an extra step: increase the CT DAC 
feedback coefficients by a factor of 
0
/ ( )sTsT v t dt∫ , where ( )v t  is the 
internal CT digital-to-analog-converter (DAC) feedback waveform. 
The Laplace domain transfer function obtained is then mapped to 
CT integrator circuits. Cascading the CT circuitry and the portion of 
untransformed DT circuitry results in the final hybrid CT-DT structure 
with initial CT integrator stages and feedback DAC, which has a step 
response matched to that of the DT prototype. Ref. [2] uses a SC DAC 
instead of a CT DAC for further reducing the sensitivity to clock jitter. 
Our proposed methodology is also applicable to the design of this 
specific CT-DT  modulator. Finally, the inherent anti-aliasing of 
CT stages is assessed according to (4) at frequency 2 1
2
( )M
M s
f , the 
frequency at which signal with frequency components higher than this 
would alias into the passband. If the attenuation to the aliasing signal 
by CT stages is sufficient, the order of the anti-aliasing filter preceding 
the modulator can be reduced or the filter can be removed accordingly. 
IV. DESIGN EXAMPLES AND SIMULATION RESULTS
We validate the proposed design methodology by applying it to 
different DT  modulator prototypes. The first example is a 4th-order 
DT prototype from [15] as shown in Fig. 4(a). It is converted into a 
CT-DT modulator with two initial CT stages and two subsequent DT 
stages. The transfer function of the DT portion to be transformed 
(surrounded by dotted lines) is expressed as   
2 20.1 0.1 0.1
1 1 1( ) ( ) ( ) [( ) ( )] ( )z z zX z U z Y z      .          (7) 
Taking the CT DAC waveform as NRZ, via any method mentioned in 
Section III, the equivalent CT model of the two initial stages can be 
found to be 
2 2
0.01 0.005 0.01 0.105
( ) ( )( ) ( ) ( ) ( ) ( )s ss ssT sTsT sTX s U s Y s     .                 (8) 
∫
( )pfG Z
Fig. 2.  DT modeling of the first-stage CT integrator. 
Fig. 3. Flowchart for the proposed CT-DT  modulator design flow. 
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Fig. 6. Output plots showing the equivalence of the DT and CT-DT 
modulators by the open-loop step response. 
This portion of the transfer function is implemented by CT circuitry 
and cascaded with the untransformed portion of the prototype to give 
the final CT-DT  modulator as shown in Fig. 4(b). The loop filters 
of the prototype and the designed CT-DT modulator are verified to 
have identical step response in the Matlab Simulink environment.  
Fig. 5 shows the setup up for verifying another design. The DT 
modulator in the upper part of the figure is another initial prototype 
designed with an oversampling rate 64M   to further verify our 
design flow. The DT prototype is also converted to its CT-DT 
equivalence in the lower part of Fig. 5 according to the proposed 
design flow. Due to the high sampling rate, the anti-aliasing filter for 
the DT modulator is designed to be a 1st-order Butterworth lowpass 
filter. Fig. 6 shows the open-loop step responses of the DT and the 
CT-DT  modulators, respectively. The two curves show that, when 
driven by a unit step input, the open-loop CT-DT and DT loop filters 
produce the same input values to the quantizer at the clocking instants. 
This demonstrates the equivalence of the CT-DT and DT 
modulators. 
To demonstrate the inherent anti-aliasing feature of the CT-DT 
 modulator, we clock the modulators equipped with 4-bits internal 
quantizer at 256kHz and digitize a 1kHz -3dBV signal tone added with 
a -13dBV noise tone at 255.5kHz. This noise tone will alias into the 
passband. Without any anti-aliasing filter, the CT-DT  modulator 
achieves a SNR of 64dB, while the SNR of the DT prototype equipped 
with an additional 1st-order Butterworth filter is just 51dB. From  
Fig. 7, the inherent anti-aliasing of the CT-DT  modulator provides 
a further 13dB attenuation on this aliasing tone. 
Another test is performed to highlight the insensitivity of the 
CT-DT  modulator against sampling errors, such as 
signal-dependent charge injection, clock feedthrough and sampled 
coupling harmonics in a mixed-signal environment. Since a 
modulator is a closed-loop system, the DAC feedback signal follows 
the input signal quite closely. We assume the signal to the integrators, 
i.e. difference between the input and DAC feedback, has a flat power 
spectrum as the quantization noise. We model all the sampling noises 
by a -120dB additive white noise at the positions where the CT signal 
is sampled into a DT signal, namely, at the inputs of the 1st DT 
integrator of the DT prototype and the 1st DT integrator of the 
designed CT-DT  modulator. In this simulation, the CT-DT 
modulator achieves a SNR of 93dB, while the SNR of the DT 
prototype is only 78 dB, as shown in Fig. 8. This difference can be 
equated to a gain of about 2.5 effective number of bits (ENOBs). 
V. MULTI-STAGE CASCADED CT-DT MODULATORS
So far, most cascaded  modulators in the literature use DT SC 
circuit in their implementations. CT cascaded modulators are proved 
feasible, but are still uncommon. Based on our design methodology, 
we propose to implement cascaded modulator with hybrid CT-DT 
circuitry. Fig. 9 (a) and (b) show a cascaded DT prototype and its CT 
equivalent, respectively. Fig. 9 (c) and (d) show the CT-DT 
implementations designed by our approach, with one and two 
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         Fig. 5.  Simulink setup for validating the proposed design methodology. 
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integrators implemented by CT circuitries, respectively. Monte Carlo 
simulations on these four topologies are carried out and the results are 
summarized in Table 1. The maximum SNR loss due to circuit 
mismatch is obtained by running 100 simulations assuming: (i) the DT 
circuit is implemented with SC circuit and the standard deviation of 
capacitor mismatch is less than 1%, as it is in the 0.18 m CMOS 
process; (ii) the CT circuitry is implemented by RC integrators, in 
which the standard deviation of the RC product mismatch is 10% (The 
absolute RC value can vary in the order of 20% in practice [7]).  
From the simulation results, we can see that one of the CT-DT 
structures, the cascaded 2-2  modulator with first stage second order 
modulator implemented with CT circuit and a second stage modulator 
implemented with DT circuit (Fig. 9 (d)), can achieve the same level of 
anti-aliasing suppression as a cascaded 2-2 continuous-time 
modulator (Fig. 9 (b)) derived from the same DT cascaded 
prototype. Anti-aliasing filter can be omitted if the ADC is targeted at 
resolution equal to or less than 8 bits. Although it is more prone to 
circuit parameter mismatch than DT cascaded prototype (Fig. 9 (a)), it 
is still more robust against process variation than the cascaded 2-2 
continuous-time topology, and the mismatch problem can be solved 
with suitable digital correction scheme, e.g. [16]. Furthermore, the 
DT-CT cascaded topology with only one CT integrator (Fig. 9 (c)) 
shows a clear tradeoff between the inherent aliasing filtering in 
complete CT cascaded topology and the insensitivity to mismatch in 
complete DT cascade topology. All these observations open up new 
possibility to design high-order  modulators with inherent 
anti-aliasing feature by hybrid CT-DT cascaded topologies. 
VI. CONCLUSION
A framework has been proposed to systematically design a 
CT-DT  modulator based on the transformation from a 
conventional DT  modulator prototype. Starting with a prescribed 
DT  prototype, the methodology gives rise to a CT-DT 
modulator with a step-invariant response. Our method greatly reduces 
the design effort and the CT-DT  modulator thus designed is readily 
realizable with conventional circuitry. Simulations have confirmed the 
efficacy of the CT-DT implementation. The novel idea of 
implementing cascaded  topologies by hybrid DT-CT structure has 
also been explored, which shows promising performance and design 
tradeoff. 
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CT 
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suppression (dB) 
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mismatch (dB) 
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Fig. 9. (a) DT cascaded  modulator prototype. (b) CT equivalent. (c) 
Designed CT-DT  modulator with 1 CT integrator. (d) Designed 
CT-DT  modulator with 2 CT integrators. 
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